Contact Us
Board Of Directors
Board of directors is composed of industry leaders with extensive experience in EDA, finance, business and marketing. We are extremely pleased to have this set of talent providing a vision and a direction to Infiniscale management team.
Firas Mohamed
President of the board and CEO.
Takis Breyiannis
Member of the board and COO.
Sébastien TOUVRON
Sebastien Touvron is President of Rhône-Alpes Création since 2012, a Private Equity company focused on financing early stage start-ups in Rhône-Alpes, France.
Prior to Rhône-Alpes Création, Sébastien acted as Senior Investment Manager and member of the Executive Committee in the Venture Capital division of Group Siparex in September 2002, one of the leading French Private Equity specialists, where he was in charge of investments in the software, electronics and telecom areas.
In 2000, he joined Sudinnova, a French Venture Capital Partnership focusing on technology (electronics, software, telecom and life sciences areas). He started his career in 1997 as Investment Manager for Rhone-Alpes Création, a French regional institution specialized in financing start-up companies. He has invested in more thant 30 high-tech start-ups, with a track record built with successful IPOs or trade sales.
Sebastien is graduated in 1996 from "Ecole Supérieure de Commerce" (Dijon-France), and holds a degree (BTS) in International Business from "Lycée La Martinière" (Lyon-France) in 1994.
Scientific Advisory Board
Michael Nikolaidis
Michael is currently Research Director at the CNRS and co-leader of the ARIS group at TIMA laboratory. He is a Golden Core member of the IEEE Computer Society.
He was the leader of the Reliable Integrated Systems Group at TIMA Laboratory until December 2000 where he co-founded iRoC technologies. From January 2001 till June 2005, he was its Chief Technical of iRoC. He developed memory BIST and memory Built-In Self-Repair architectures licensed to two EDA industry leaders.
His research interests include VLSI testing, DFT, on-line testing, fault tolerant design, reliability issues in very deep submicron technologies, computational and fault tolerant approaches for nano-technologies. He published more than 180 papers, edited one book and several journal special issues, and authored 18 patents. He was the Program Chair and General Chair of the 1997, 1998 and 1999 IEEE VLSI Test Symposium. He was founder of the IEEE International On-Line Testing Workshop and General Co-chair from 1995 to 2002. He was General Co-chair of the IEEE International On-Line Testing Symposium from 2003 to 2008. He is currently Vice Chair of the IEEE Computer Society Test Technology Technical Council (TTTC). He received twice the Best Paper Award of the Design and Test in Europe Conference (DATE), and once the Best paper Award of the IEEE VLSI Test Symposium (VTS). He also received the Meritorious Service Award of the IEEE Computer Society.
Philippe Benech
Philippe is Professor and Research fellow at IMEP-LAHC lab, a joint Unit research between CNRS, INPG, University Joseph Fourier Grenoble 1 and University of Savoie. He is also professor at department "Networks and Telecommunications", IUT Grenoble (Institut Universitaire de Technologie).
His research activity is in the field of RF passive component integration on silicon: capacitors, inductors, filters, integrated antennas for wireless interconnections, BAW and SAW filters and devices.
He is the supervisor of 14 PhD thesis and involved in many contracts (Rhone Alpes Council, EC, industrial...). Philippe is author or co-author of more than 100 journals and conferences papers.
Haralampos-G. Stratigopoulos
Haralampos received the Diploma in electrical and computer engineering from the National Technical University of Athens, Greece, in 2001 and the Ph.D. in electrical engineering from Yale University, USA, in 2006. He is currently a Researcher with the French National Center for Scientific Research (CNRS) at TIMA Laboratory, Grenoble, France. His research interests are in the areas of mixed-signal/RF design and test, machine learning, statistical learning, and neuromorphic solid-state circuits. He has co-authored more than 40 papers in these areas and a book chapter. He served as the Program Chair of the 2010 IEEE International Workshop on Test and Validation of High Speed Analog Circuits and the 2011 IEEE International Mixed-Signals, Sensors, and Systems Test Workshop. He also served in the Test Technology Technical Council (TTTC) Student Activities Group in 2009 and 2010. He currently serves in the Technical Program Committees of the Design, Automation, and Test in Europe Conference and the IEEE International On-Line Testing Symposium. He was the Guest Editor of the Springer Journal of Electronic Testing: Theory & Applications (JETTA) for the 2010-2011 Special Issue on Analog, Mixed-Signal, RF, and MEMS Testing. He received the Best Paper Award in the 2009 IEEE European Test Symposium.
